

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 05-251564

(43)Date of publication of application : 28.09.1993

(51)Int.Cl.

H01L 21/82  
H01L 21/66  
H01L 23/02  
H01L 23/29  
H01L 23/31  
H01L 27/10

(21)Application number : 04-038929

(71)Applicant : NEC CORP

(22)Date of filing : 26.02.1992


(72)Inventor : WATANABE KUNIO

## (54) MANUFACTURE OF SEMICONDUCTOR DEVICE

(57)Abstract:

PURPOSE: To prevent the corrosion of a fuse element for redundancy use by applying a thick polyimide film to the fuse element for redundancy use irrespective of whether it is cut or not cut.

CONSTITUTION: A grounding device provided with a bonding pad 5 and a fuse element 2 for redundancy use on a semiconductor substrate 1 is formed and then a passivation film is formed. A silicon oxide film 3 on the bonding pad 5 and the fuse element 2 is disclosed by patterning. After a preliminary electrical characteristic test is performed, the fuse element 2 for redundancy use to be cut is cut by a laser together with the silicon oxide film 3. Polyimide film 7 is applied thereto, and only the bonding pad 5 is disclosed by patterning to expose only the bonding pad 5. Thereby, the fuse element 2 which does not need to be cut is covered with the thick polyimide film 7, so that the moisture resistance thereof may be increased to prevent the corrosion.



## LEGAL STATUS

[Date of request for examination] 29.02.1996

[Date of sending the examiner's decision of rejection] 14.07.1998

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

\* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

CLAIMS

---

[Claim(s)]

[Claim 1] The manufacture method of a semiconductor device characterized by providing the following. The process which grows a passivation film after forming the ground device which has a pad for bondings, and a fuse element on the main front face of a semiconductor substrate Then, the process which carries out patterning of the aforementioned passivation film, and punctures the aforementioned pad for bondings, and fuse element top Then, the process which performs a reserve electrical property examination Then, the process which cuts the required aforementioned fuse element using laser based on the result of the aforementioned reserve electrical property examination, the process which applies the resin film for alpha-rays interception after that, the process which carries out patterning of the aforementioned resin film for alpha-rays interception after that, and punctures only the aforementioned pad for bondings, the process which performs heat treatment after that, and the process which performs an electric examination after that

[Claim 2] The aforementioned fuse element is the manufacture method of the semiconductor device according to claim 1 characterized by being a fuse element for the redundancies of a memory apparatus.

[Claim 3] The aforementioned resin film for alpha-rays interception is the manufacture method of the claim 1 characterized by being a polyimide film, or a semiconductor device according to claim 2.

[Claim 4] It is the manufacture method of the claim 1 characterized by performing the aforementioned heat treatment in nitrogen-gas-atmosphere mind, a claim 2, or a semiconductor device according to claim 3.

---

[Translation done.]

## \* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

## DETAILED DESCRIPTION

## [Detailed Description of the Invention]

[0001]

[Industrial Application] Especially this invention relates to the manufacture method of the resin film for alpha-rays interception with respect to the manufacture method of a semiconductor device.

[0002]

[Description of the Prior Art] The manufacture method of the conventional semiconductor device is explained using drawing 2. The fuse element 2 is formed on the field insulator layer (not shown) formed in the main front face of a semiconductor substrate, and a silicon oxide 3 is formed in the whole. The thickness of the silicon oxide 3 on the fuse element 2 is set to 0.3–0.5 micrometers. And after forming the ground device which formed the pad 5 for bondings, and the metal wiring electrode 4 on the silicon oxide 3 and growing up the passivation film 6 of about 1 micrometer of thickness to be the whole, patterning of this is carried out, puncturing is prepared, the pad 5 for bondings is exposed, and the portion of the silicon oxide 3 on the fuse element 2 is exposed (drawing 2 (a)). Next, the polyimide film 7 used as the resin film for alpha-rays interception is applied to about 8-micrometer thickness, patterning of this is carried out, puncturing is prepared, the pad 5 for bondings is exposed, and the portion of the silicon oxide 3 on the fuse element 2 is exposed (drawing 2 (b)). Next, it heat-treats in nitrogen-gas-atmosphere mind at about 400 degrees C for about 1 hour. In addition, drawing 2 (c) is the plan of the fuse element 2 section, and shows the aperture 9 of the passivation film 6, and the aperture 10 of the polyimide film 7. next, although not shown in drawing, in order to perform a reserve electrical property examination and for this to replace a redundant cell and a poor cell, you should cut — \*\* — the upper shell laser of a silicon oxide 3 cuts the judged fuse element 2 for redundancies, after that, an electrical property examination is performed, the judgment of an excellent article and a defective is performed, and a semiconductor device is completed

[0003]

[Problem(s) to be Solved by the Invention] Thus, by the manufacture method of the conventional semiconductor device, after applying a polyimide film and puncturing the pad for bondings, and fuse element top for redundancies, the fuse element for redundancies is cut. Therefore, since only the silicon oxide whose thickness is 0.3–0.5 micrometers usually existed on this fuse element for redundancies, when a humidity test was performed, the fuse element which is not cut was also corroded, it disconnected and there was a trouble of becoming poor.

[0004]

[Means for Solving the Problem] The process which grows a passivation film after the feature of this invention forms the ground device which has a pad for bondings, and a fuse element on the main front face of a semiconductor substrate. Then, the process which carries out patterning of the aforementioned passivation film, and punctures the aforementioned pad for bondings, and fuse element top. Then, the process which performs a reserve electrical property examination and the process which cuts the required aforementioned fuse element after that using laser based on the result of the aforementioned reserve electrical property examination. Then, the process which applies the resin film for alpha-rays interception, for example, a polyimide film. Then, it is in the manufacture method of a semiconductor device of having the process which carries out patterning of the aforementioned resin film for alpha-rays interception, and punctures only the aforementioned pad for bondings, the process which performs heat treatment for example, in nitrogen-gas-atmosphere mind after that, and the process which performs an electric examination after that. The aforementioned fuse element can be a fuse element for the redundancies of a memory apparatus here.

[0005]

[Example] Next, this invention is explained with reference to a drawing. Drawing 1 (a) and (b) are drawings of longitudinal section having shown one example of this invention in order of the process, and drawing 1 (c) is the plan of the fuse element section for redundancies of one example of this invention. the field insulator layer (not shown) top first formed in the main front face of a semiconductor substrate like [ in drawing 1 (a) ] the conventional technology — the redundancy of a memory apparatus — the fuse element 2 of business is formed and a silicon oxide 3 is formed in the whole. The thickness of the silicon oxide 3 on the fuse element 2 is set to 0.3–0.5 micrometers. And after forming the ground device which formed the pad 5 for bondings, and the metal wiring electrode 4 on the silicon oxide 3 and growing up the passivation film 6 of about 1 micrometer of thickness to be the whole, patterning of this is carried out, puncturing is prepared, the pad 5 for bondings is exposed, and the portion of the silicon oxide 3 on the fuse element 2 is exposed. next, in this invention, although not shown in drawing, in order to perform a reserve electrical property examination and for this to replace a redundant cell and a poor cell, you should cut — \*\* — the upper shell laser of a silicon oxide 3 cuts the judged fuse element 2 for redundancies. Next, as shown in drawing 1 (b), the polyimide film 7 used as the resin film for alpha-rays interception is applied to about 8-micrometer thickness, patterning of this is carried out, only on the pad 5 for bondings, puncturing is prepared and only the pad 5 for bondings is exposed (drawing 1 (b)). In addition, drawing 1 (b) shows the fuse element section for redundancies which is not cut. Next, it heat-treats in nitrogen-gas-atmosphere mind at about 400 degrees C for about 1 hour. In addition, drawing 1 (c) is the plan of the fuse element section 2, and shows the aperture 9 of the passivation film 6. Then, an electrical property examination is performed, the judgment of an excellent article and a defective is performed, and a semiconductor device is completed.

[0006]

[Effect of the Invention] as explained above, as compared with the conventional technology, this invention should perform a reserve electrical property examination, before applying a polyimide film, and, thereby, should cut it — \*\* — the upper shell laser of a silicon oxide 3 cuts the judged fuse element 2 for redundancies, it is after that, the polyimide film 7 is applied, patterning of this is carried out, and it is made open [ begin ] only in the pad for bondings. For this reason, the polyimide film exists by about 8-micrometer thick thickness altogether also on the fuse element for redundancies which is not cut on the cut fuse element for redundancies. The effect of it seeming that the fuse element for redundancies which does not have by this the need of cutting is corroded, and it does not become poor was acquired by the humidity test.

[Translation done.]

\* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

DESCRIPTION OF DRAWINGS

---

[Brief Description of the Drawings]

[Drawing 1] Drawing showing one example of this invention.

[Drawing 2] Drawing showing the conventional technology.

[Description of Notations]

- 1 Semiconductor Substrate
  - 2 Fuse Element
  - 3 Silicon Oxide
  - 4 Metal Wiring Electrode
  - 5 Pad for Bondings
  - 6 Passivation Film
  - 7 Polyimide Film
  - 8 Fuse Element
  - 9 Aperture of Passivation Film
  - 10 Aperture of Polyimide Film
- 

[Translation done.]


## \* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.


1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.


## DRAWINGS

[Drawing 1]



[Drawing 2]





---

[Translation done.]

(19)日本国特許庁(JP)

(12)公開特許公報(A)

(11)特許出願公開番号

特開平5-251564

(43)公開日 平成5年(1993)9月28日

(51)Int.Cl.<sup>5</sup>

識別記号

庁内整理番号

F I

技術表示箇所

H 0 1 L 21/82

21/66

23/02

Z 8406-4M

A

9169-4M

9169-4M

H 0 1 L 21/ 82

R

F

審査請求 未請求 請求項の数 4(全 4 頁) 最終頁に続く

(21)出願番号 特願平4-38929

(22)出願日 平成4年(1992)2月26日

(71)出願人 000004237

日本電気株式会社

東京都港区芝五丁目7番1号

(72)発明者 渡邊 邦生

東京都港区芝五丁目7番1号日本電気株式  
会社内

(74)代理人 弁理士 京本 直樹 (外2名)


(54)【発明の名称】 半導体装置の製造方法

(57)【要約】

【目的】リダンダンシー用ヒューズ素子の腐食を防止する。

【構成】半導体基板1上にボンディング用パッド5とリダンダンシー用ヒューズ素子2を備えた下地デバイスを形成した後、パッシベーション膜を形成しここにボンディング用パッドとリダンダンシー用ヒューズ素子上のみ開孔し、予備電気的特性試験を行いこれにより必要なリダンダンシー用ヒューズ素子を切断し、しかる後、全体にポリイミド膜を塗布しボンディング用パッド上のに開孔する。

【効果】切断する必要のないリダンダンシー用ヒューズ素子は厚いポリイミド膜によって被覆されているから、耐湿性が向上して腐食が防止される。





## 1

## 【特許請求の範囲】

【請求項1】 半導体基板の主表面上にボンディング用パッドとヒューズ素子とを有する下地デバイスを形成した後、パッシベーション膜を成長する工程と、その後、前記パッシベーション膜をパターンニングして前記ボンディング用パッドと前記ヒューズ素子上を開孔する工程と、その後、予備電氣的特性試験を行う工程と、その後、前記予備電氣的特性試験の結果に基いて必要な前記ヒューズ素子をレーザーを用いて切断する工程と、その後、 $\alpha$ 線遮断用樹脂膜を塗布する工程と、その後、前記 $\alpha$ 線遮断用樹脂膜をパターンニングして前記ボンディング用パッドのみを開孔する工程と、その後、熱処理を行う工程と、その後、電氣的試験を行う工程とを有することを特徴とする半導体装置の製造方法。

【請求項2】 前記ヒューズ素子はメモリー装置のリダングダンシー用のヒューズ素子であることを特徴とする請求項1に記載の半導体装置の製造方法。

【請求項3】 前記 $\alpha$ 線遮断用樹脂膜はポリイミド膜であることを特徴とする請求項1もしくは請求項2に記載の半導体装置の製造方法。

【請求項4】 前記熱処理は窒素雰囲気中で行うことを特徴とする請求項1、請求項2もしくは請求項3に記載の半導体装置の製造方法。

## 【発明の詳細な説明】

## 【0001】

【産業上の利用分野】 本発明は半導体装置の製造方法に係わり、特に $\alpha$ 線遮断用樹脂膜の製造方法に関する。

## 【0002】

【従来の技術】 従来の半導体装置の製造方法を図2を用いて説明する。半導体基板の主表面に形成されたフィールド絶縁膜（図示せず）上にヒューズ素子2を形成し、全体にシリコン酸化膜3を形成する。ヒューズ素子2上のシリコン酸化膜3の膜厚は0.3～0.5 $\mu$ mとなる。そしてボンディング用パッド5および金属配線電極4をシリコン酸化膜3上に設けた下地デバイスを形成した後、全体に膜厚約1 $\mu$ mのパッシベーション膜6を成長した後、これをパターンニングして開孔を設けボンディング用パッド5を露出させ、ヒューズ素子2上のシリコン酸化膜3の部分を露出させる（図2（a））。次に、 $\alpha$ 線遮断用樹脂膜となるポリイミド膜7を約8 $\mu$ mの膜厚に塗布し、これをパターンニングして開孔を設けボンディング用パッド5を露出させ、ヒューズ素子2上のシリコン酸化膜3の部分を露出させる（図2（b））。次に、約400℃にて、1時間程度、窒素雰囲気中で熱処理を行う。尚、図2（c）はヒューズ素子2部の平面図であり、パッシベーション膜6の開孔部9とポリイミド膜7の開孔部10を示す。次に、図には示さないが、予備電氣的特性試験を行い、これにより冗長セルと不良セルとを置換する為に、切断すべきと判断されたリダングダンシー用ヒューズ素子2をシリコン酸化膜3の上からレ

## 2

ザーにより切断し、その後、電氣的特性試験を行い、良品と不良品の判定を行い半導体装置を完成させる。

## 【0003】

【発明が解決しようとする課題】 このように従来の半導体装置の製造方法では、ポリイミド膜を塗布しボンディング用パッドとリダングダンシー用ヒューズ素子上を開孔した後に、リダングダンシー用ヒューズ素子を切断する。したがってこのリダングダンシー用ヒューズ素子上には通常、膜厚が0.3～0.5 $\mu$ mのシリコン酸化膜しか存在しないため、耐湿性試験を行った時に、切断しないヒューズ素子も腐食され、断線し、不良になるという問題点があった。

## 【0004】

【課題を解決するための手段】 本発明の特徴は、半導体基板の主表面上にボンディング用パッドとヒューズ素子とを有する下地デバイスを形成した後、パッシベーション膜を成長する工程と、その後、前記パッシベーション膜をパターンニングして前記ボンディング用パッドと前記ヒューズ素子上を開孔する工程と、その後、予備電氣的特性試験を行う工程と、その後、前記予備電氣的特性試験の結果に基いて必要な前記ヒューズ素子をレーザーを用いて切断する工程と、その後、 $\alpha$ 線遮断用樹脂膜、例えばポリイミド膜を塗布する工程と、その後、前記 $\alpha$ 線遮断用樹脂膜をパターンニングして前記ボンディング用パッドのみを開孔する工程と、その後、熱処理を、例えば窒素雰囲気中で行う工程と、その後、電氣的試験を行う工程とを有する半導体装置の製造方法にある。ここで前記ヒューズ素子はメモリー装置のリダングダンシー用のヒューズ素子であることができる。

## 【0005】

【実施例】 次に本発明について図面を参照して説明する。図1（a）、（b）は本発明の一実施例を工程順に示した縦断面図であり、図1（c）は本発明の一実施例のリダングダンシー用ヒューズ素子部の平面図である。まず図1（a）では従来技術と同様に、半導体基板の主表面に形成されたフィールド絶縁膜（図示せず）上にメモリー装置のリダングダンシー用のヒューズ素子2を形成し、全体にシリコン酸化膜3を形成する。ヒューズ素子2上のシリコン酸化膜3の膜厚は0.3～0.5 $\mu$ mとなる。そしてボンディング用パッド5および金属配線電極4をシリコン酸化膜3上に設けた下地デバイスを形成した後、全体に膜厚約1 $\mu$ mのパッシベーション膜6を成長した後、これをパターンニングして開孔を設けボンディング用パッド5を露出させ、ヒューズ素子2上のシリコン酸化膜3の部分を露出させる。次に本発明では、図には示さないが、予備電氣的特性試験を行い、これにより冗長セルと不良セルとを置換する為に、切断すべきと判断されたリダングダンシー用ヒューズ素子2をシリコン酸化膜3の上からレーザーにより切断する。次に図1（b）に示す様に、 $\alpha$ 線遮断用樹脂膜となるポリイミド


3

膜7を約8 $\mu$ mの膜厚に塗布し、これをパターンニングしてボンディング用パッド5上のみを開孔を設けボンディング用パッド5のみを露出させる(図1(b))。尚、図1(b)は切断されないリダダンシー用ヒューズ素子部を示している。次に、約400℃にて、1時間程度、窒素雰囲気中で熱処理を行う。尚、図1(c)はヒューズ素子部2の平面図であり、パッシベーション膜6の開孔部9を示す。その後、電気的特性試験を行い、良品と不良品の判定を行い半導体装置を完成させる。

## 【0006】

【発明の効果】以上説明したように本発明は、従来技術と比較して、ポリイミド膜を塗布する前に予備電気的特性試験を行い、これにより切断すべきと判断されたリダダンシー用ヒューズ素子2をシリコン酸化膜3の上からレーザーにより切断し、その後で、ポリイミド膜7を塗布し、これをパターンニングしてボンディング用パッドのみを露出させる。このために、切断したリダダンシー用ヒューズ素子上にも切断しないリダダンシー用ヒューズ素子上にも全てポリイミド膜が約8 $\mu$ mの厚い膜

【図1】



4

厚で存在している。これにより、切断する必要のないリダダンシー用ヒューズ素子が腐食されて不良となるような事はないという効果が耐湿性試験によって得られた。

## 【図面の簡単な説明】


【図1】本発明の一実施例を示す図。

【図2】従来技術を示す図。

## 【符号の説明】

- 1 半導体基板
- 2 ヒューズ素子
- 3 シリコン酸化膜
- 4 金属配線電極
- 5 ボンディング用パッド
- 6 パッシベーション膜
- 7 ポリイミド膜
- 8 ヒューズ素子
- 9 パッシベーション膜の開孔部
- 10 ポリイミド膜の開孔部

【図2】



フロントページの続き

(51) Int. Cl. 5	識別記号	庁内整理番号	F I	技術表示箇所
H O 1 L 23/29				
23/31				
27/10	4 9 1	8728-4M		
		8617-4M	H O 1 L 23/30	D